1. Home
  2. EDA
  3. Catapult Physical Aware

Catapult Physical Aware

Catapult is being enhanced by collaborating with sophisticated RTL Synthesis technologies like as Synopsys DC-NXT, as well as Siemens EDA’s Oasys and Precision FPGA Synthesis. Catapult improves QoR for Performance, Power, and Area by utilising cutting-edge process technology.

Key Features

A Closer Connection To Physical RTL Synthesis

Estimation and interpolation of RTL operator synthesis for sophisticated FPGAs or ASIC multi VL effects grow more difficult as geometries shrink. In order to optimize the Performance, Power, and Area outcomes downstream, HLS must neither over-pipeline nor under-pipeline the output RTL.

On The Fly Characterization

Getting An Exact Answer For Every Operator


On the Spot Characterization employs downstream physically aware synthesis methods to generate a thorough area/performance tradeoff for each operator required in your design. Caching advanced data across several users and designs decreases iteration runtime while giving improved outcomes for contemporary geometries. MultiVT option selection completes the optimization trade-offs.


Multivt Optimization Flow

Trading Power, Performance & Area


MultiVT libraries provide a high level of power and performance. High performance gate level solutions have a power and area cost. Designers want a technique to drive VT consumption in order to obtain the best tradeoff for their individual requirements. Catapult provides a multiVT method for On-the-Fly Characterization using cutting-edge process technologies.


Get the latest tips, software updates and promos.